## Overview of VDM-RT Constructs and Semantic Issues

#### Kenneth Lausdahl<sup>1</sup> Marcel Verhoef<sup>2</sup> Peter Gorm Larsen<sup>1</sup> Sune Wolff<sup>3,1</sup>

<sup>1</sup>Aarhus School of Engineering, Dalgas Avenue 2, DK-8000 Aarhus C, Denmark

<sup>2</sup>Chess, PO Box 5021, 2000 CA Haarlem, The Netherlands

<sup>3</sup>Terma A/S, Hovmarken 4, DK-8520 Lystrup, Denmark

13 September 2010 / 8th Overture Workshop



### Outline





Motivation Background

## Outline





Motivation Background

### Language Evolution

- VDM-SL: Aimed at specifying sequential programs.
- VDM-PP: Added object-orientation and concurrency.
- VICE: Added real-time constrains.
- VDM-RT: Added distribution, communication and deployment.



Motivation Background

#### Motivation Why create a Real-Time Extension of VDM

To model distributed real-time systems and:

- do analysis of alternative deployment architectures
- express and validate time constraints
- Provide better tool support.

#### Case study with VICE failed

Case study with VDM In Constrain Environment (VICE) applied to a realistic real-time embedded system concluded that the VICE extension to VDM++ was insufficient to model a realistic real-time system. This lead to the need for VDM Real-Time extending VICE to support distribution.



Motivation Background

#### Motivation Why create a Real-Time Extension of VDM

To model distributed real-time systems and:

- do analysis of alternative deployment architectures
- express and validate time constraints
- Provide better tool support.

#### Case study with VICE failed

Case study with VDM In Constrain Environment (VICE) applied to a realistic real-time embedded system concluded that the VICE extension to VDM++ was insufficient to model a realistic real-time system. This lead to the need for VDM Real-Time extending VICE to support distribution.



Motivation Background

# $\underset{\text{VICE} \Rightarrow \text{VDM-RT}}{\text{Motivation}}$

- Time
- Single System CPU
- Durations





Motivation Background

# $\underset{\text{VICE} \Rightarrow \text{VDM-RT}}{\text{Motivation}}$

- Time
- Multiple System CPU
- Durations





Motivation Background

# $\underset{\text{VICE} \ \Rightarrow \ \text{VDM-RT}}{\text{Motivation}}$

- Time
- Multiple System CPU
- Durations
- BUSes



Motivation Background

# $\underset{\text{VICE} \Rightarrow \text{VDM-RT}}{\text{Motivation}}$

- Time
- Multiple System CPU
- Durations
- BUSes



#### Virtual CPU

K. Lausdahl, M. Verhoef, P.G. Larsen, S. Wolff

တ္တ

Motivation Background

# $\underset{\text{VICE} \Rightarrow \text{VDM-RT}}{\text{Motivation}}$

- Time
- Multiple System CPU
- Durations
- BUSes



Virtual BUS





တ္တ

Motivation Background

# $\underset{\text{VICE} \Rightarrow \text{VDM-RT}}{\text{Motivation}}$

- Time
- Multiple System CPU
- Durations
- BUSes



- Virtual BUS
- Cycles





K. Lausdahl, M. Verhoef, P.G. Larsen, S. Wolff

Motivation Background

# $\underset{\text{VICE} \Rightarrow \text{VDM-RT}}{\text{Motivation}}$

- Time
- Multiple System CPU
- Durations
- BUSes

- Virtual CPU
- Virtual BUS
- Cycles
- Periodic Threads





တ္တ

Motivation Background



Well founded Interpreter for VDM-RT

- Improve Tool support for VDM Real-Time
- Create semantic definitions to clarify known issues
- Extend the semantics of VDM-RT to support Co-simulation in the continuous time domain



Motivation Background

#### Motivation Extension with Co-Simulation

- Marcel Verhoef initial study of co-simulation ⇒ DESTECS
- Bridge the gap between engineering disciplines.
- Enable system modeling and validation.
- Enable a more powerful and detailed controller model for continuous time models.
- Introduce a realistic model of an environment to VDM.



Motivation Background

## Outline





Motivation Background

## **Existing Semantic Definitions**

Much has already been done:

- VDM-SL ISO standard: Dynamic semantic (denotational style)
- VDMTools: executable subset, Mainly written in VDM-SL (proprietary CSK)
- VDM-PP: Afrodite papers, (Lano et al.)
- VDM-RT and Co-simulation: PhD by Marcel Verhoef
- Other informal descriptions

So much has been done but no consolidated full semantics definition exists for VDM-RT.



Motivation Background

## **Existing Semantic Definitions**

Much has already been done:

- VDM-SL ISO standard: Dynamic semantic (denotational style)
- VDMTools: executable subset, Mainly written in VDM-SL (proprietary CSK)
- VDM-PP: Afrodite papers, (Lano et al.)
- VDM-RT and Co-simulation: PhD by Marcel Verhoef
- Other informal descriptions

So much has been done but no consolidated full semantics definition exists for VDM-RT.



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

## Outline



11/41

Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

## **Overview of Issues**

**Overview of Issues** 

#### Topics:

- I1: Public Variables
- 2 I2: Static Variables
- I3: Static Operations calls
- I4: Time advance and periodic threads
- I5: Interrupts
- I6: Measurement of time in VDM-RT
- I7: Limitation of Co-Simulation interface



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

## Outline





Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

## I1: Public Variables

- The distributed architecture is not taken into account; No BUS communication
- Public variables are instantly available





14/41

Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

# I1: Public Variables

#### Suggestion

All access to public variables must be done through BUS communication if the caller is located on different CPU than the instance of the public variable.



ക്ക

Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

## I2: Static variables

#### In an ordinary programming language: "A static variable is a variable that has been allocated statically"

#### What is a static variable in a distributed system?

#### VDM-RT static variable

Is it globally static and available from all CPUs?



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

## I2: Static variables

In an ordinary programming language:

"A static variable is a variable that has been allocated statically"

What is a static variable in a distributed system?

#### VDM-RT static variable

Is it globally static and available from all CPUs?



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

## I2: Static variables



This is not possible to realize in a distributed implementation.



K. Lausdahl, M. Verhoef, P.G. Larsen, S. Wolff



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

## I2: Static variables



This is not possible to realize in a distributed implementation.



K. Lausdahl, M. Verhoef, P.G. Larsen, S. Wolff



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

## I2: Static variables

To solve the problem of distribution a static variable can either be distributed on change or made static within a single CPU only.



#### Distribution of static variables through a BUS. We do not recommend this.



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

## I2: Static variables

To solve the problem of distribution a static variable can either be distributed on change or made static within a single CPU only.



Statically allocated per CPU. *We recommend this.* 



K. Lausdahl, M. Verhoef, P.G. Larsen, S. Wolff

18/41

Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

## I3: Static operations

Distribution is not taken into account.





Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

#### 13: Static operations Issue 2/2

#### VDM-RT static operations

- Static operations are always available independent of deployment
- Static call do not use BUS communication
- When used to access static variables the issue I2: Static variables applies



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

#### I3: Static operations Suggestion: Definition Available on CPU

When definition is available locally: All execution is done locally.





Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

#### I3: Static operations Suggestion: Definition Available on CPU

When definition is available locally: All execution is done locally.





Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

#### 13: Static operations Suggestion: Definition Not Available on CPU

When definition is not available locally: Execution is done through a BUS.





Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

#### 13: Static operations Suggestion: Definition Not Available on CPU

When definition is not available locally: Execution is done through a BUS.





Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

# I4: Time advance and periodic threads Issue

Missing time advance cause models to wrongly deadlock.

#### Time advances when:

- Expressions and statements are executed on system CPUs.
- Duration or cycle statement are executed on any CPU.

#### ssue:

If a all execution in a model is blocked by permission predicates and a periodic thread exists then the model is deadlocked.



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

I4: Time advance and periodic threads Issue

Missing time advance cause models to wrongly deadlock.

#### Time advances when:

- Expressions and statements are executed on system CPUs.
- Duration or cycle statement are executed on any CPU.

#### ssue:

If a all execution in a model is blocked by permission predicates and a periodic thread exists then the model is deadlocked.



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

I4: Time advance and periodic threads Issue

Missing time advance cause models to wrongly deadlock.

#### Time advances when:

- Expressions and statements are executed on system CPUs.
- Duration or cycle statement are executed on any CPU.

#### Issue:

If a all execution in a model is blocked by permission predicates and a periodic thread exists then the model is deadlocked.



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

#### 14: Time advance and periodic threads Issue Example

```
class A
public main : () ==> ()
main() ==
( start(self);
  block(); -- deadlock
public move : () ==> ()
move() == skip;
periodic(10,0,0,0) (move);
per block => false;
```

- 0 start(self)
- 2 block()
- 2 move
- 4 Model is deadlocked



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

#### 14: Time advance and periodic threads Issue Example

```
class A
public main : () ==> ()
main() ==
( start(self);
  block(); -- deadlock
public move : () ==> ()
move() == skip;
periodic(10,0,0,0) (move);
per block => false;
```

- 0 start(self)
- 2 block()
- 2 move
- 4 Model is deadlocked



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

#### 14: Time advance and periodic threads Issue Example

```
class A
public main : () ==> ()
main() ==
( start(self);
  block(); -- deadlock
public move : () ==> ()
move() == skip;
periodic(10,0,0,0) (move);
per block => false;
```

- 0 start(self)
- 2 block()
- 2 move
- 4 Model is deadlocked



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

#### 14: Time advance and periodic threads Issue Example

```
class A
public main : () ==> ()
main() ==
( start(self);
  block(); -- deadlock
public move : () ==> ()
move() == skip;
periodic(10,0,0,0) (move);
per block => false;
```

- 0 start(self)
- 2 block()
- 2 move
- 4 Model is deadlocked



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

#### 14: Time advance and periodic threads Issue Example

```
class A
public main : () ==> ()
main() ==
( start(self);
  block(); -- deadlock
public move : () ==> ()
move() == skip;
periodic (10, 0, 0, 0) (move);
per block => false;
```

#### Time progress:

- 0 start(self)
- 2 block ()
- 2 move
- 4 Model is deadlocked

Should be able to move to 10



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

## Outline





Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

#### 15: Interrupts A normal VDM-RT model

A standard VDM-RT model will contain an environment class running on the vCPU with periodic threads which feeds the system model with events.





26/41

Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

## I5: Interrupts

Why do we want interrupts?

Interrupts are desired for co-simulation of interrupt driven controllers.

- Enables incoming events to be prioritized.
- Enables quick reaction to external environment changes.





Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion



The VDM-RT semantics must be extended to include

- Interrupt handlers
- Association of interrupt handlers and target CPUs
- Invocation/Activation of interrupt handlers
- Prioritize interrupts and suspend normal execution



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

#### 15: Interrupts Example Interrupt Handler

Definition of an generic interrupt handler:

```
class IntHandler
operations
public async notify : () ==> ()
notify == is subclass responsibility;
end IntHandler
```

A specific handler for a button press:

```
class ButtonPressIntHandler
  is subclass of IntHandler
public async notify : () ==> ()
notify == ...
end ButtonPressIntHandler
```



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

#### 15: Interrupts Example Interrupt Handler

Definition of an generic interrupt handler:

```
class IntHandler
operations
public async notify : () ==> ()
notify == is subclass responsibility;
end IntHandler
```

A specific handler for a button press:

```
class ButtonPressIntHandler
  is subclass of IntHandler
  public async notify : () ==> ()
  notify == ...
end ButtonPressIntHandler
```



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

#### I5: Interrupts Example Interrupt Handler

Definition of an generic interrupt handler: embedded in tool

```
class IntHandler
operations
public async notify : () ==> ()
notify == is subclass responsibility;
end IntHandler
```

A specific handler for a button press: user defined

```
class ButtonPressIntHandler
  is subclass of IntHandler
  public async notify : () ==> ()
  notify == ...
end ButtonPressIntHandler
```



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

#### 15: Interrupts Example Registering Handlers

Associate a target CPU to a specific interrupt handler where the execution will take place when the interrupt occurs.

```
system S
...
handler : ButtonPressIntHandler;
...
cpul.regIntHandler(handler,MAX_PRIORITY);
...
end S
```



30/41

Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

# I6: Measurement of time in VDM-RT

No semantics definition exists which defined the relation between CPU, BUS, durations and cycles.

#### Recommended architecture definition

Time units in VDM-RT are currently unspecified.

CPU The capacity, nat million instructions per second.

BUS The capacity, **nat**.

Duration A duration, nat, milliseconds.

Cycles The cycles, **nat** and converted to time through a CPU capacity.

All expressions and statements have default durations given making them independent of the architecture.



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

# 16: Measurement of time in VDM-RT Suggestion

Introduce time units with unique relationship in VDM-RT

Giving time units to time

CPU The capacity, **nat** given in [Hz]. (calculations per second).

BUS The capacity, **nat** given in [bits/s].

Duration A duration is given as **nat** in [s].

All expressions and statements should have *default cycles* defined, depending them on the architecture.

Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

#### **16: Measurement of time in VDM-RT** Calculating time for assignment

Creating default cycles for all expressions and statements to the architecture, enables timing to change based on the CPU capacity. As oppose to default durations.

Cycles of VDM assignment $x := y + z$	
Instruction	Description
mov	Move level to registry
mov	Move x to registry
cmp	Combine the two registrars
mov	Move result back to location of level
4	Total cycles

Table: Calculation of VDM equals by use of assembly instructions.



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

#### 16: Measurement of time in VDM-RT Calculate time based on CPU speed

Using CPU speed to calculate the time which can be used for synchronization:

#### Example with a CPU of 2 KHz

- 2000 cycles can be calculated each 1 second
- Assignment x := y + z takes 4 cycles to complete

Thus assignment takes 0.002 seconds to complete. This way each time step can be converted to a time value in seconds.



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

## **I7: Limitation of Co-Sim interface**

#### Limitation

- Only simple types can be transferred: int, bool, real/double.
- No complex types such as custom types or class hierarchies.
- No invariants. If enabled when should they hold?
- Decimal numbers must have a precision defined in the interface



Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

## Outline



36/41

Open Semantic Issues in VDM-RT Open Semantic Issues with Co-Simulation Group Discussion

### **Group Discussion**

Discussion in groups of 4 persons.

#### Topics:

- I1: Public Variables
- I2: Static Variables
- I3: Static Operations calls
- I4: Time advance and periodic threads
- I5: Interrupts
- I6: Measurement of time in VDM-RT
  - I7: Limitation of Co-Simulation interface



Proposed Plan

### Outline



Proposed Plan

## Strategy

- Define core abstract syntax (CAS) for VDM
- Define mappings from VDM dialects to CAS
- Define CAS semantics



Proposed Plan

**Discussion of Semantic Style** 

- Axiomatic
- Denotational
- Operational



Proposed Plan

Plan

### Discussion of Proposed Plan



K. Lausdahl, M. Verhoef, P.G. Larsen, S. Wolff